Random Sampling in High-frequency Digital Lock-in Amplifiers

نویسندگان

  • M. O. SONNAILLON
  • R. URTEAGA
چکیده

The application of a random sampling scheme in high-frequency digital lock-in amplifiers is proposed. This scheme allows reducing the sampling frequency with reduced aliasing effects. Analytical and numerical analyses that show the advantages and limitations of the proposed scheme are presented. Furthermore, experimental tests that validate the proposal are given. The maximum input-signal frequency of a lock-in amplifier working with the proposed sampling scheme is not limited by the sampling frequency. Instead, the limit is imposed by the quantization of the random time periods and the sample-and-hold device. Keywords— Lock-in amplifier, random sampling, digital signal processing

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Simple Microcontroller Based Digital Lock-in Amplifier for the Detection of Low Level Optical Signals

Traditionally digital lock-in amplifiers sample the input signal at a rate much higher than the lock-in reference frequency and perform the lock-in algorithm with high-speed processors. We present a small and simple digital lock-in amplifier that uses a 20 bit current integrating analogue-to-digital converter interfaced to a microcontroller. The sample rate is set to twice the reference frequen...

متن کامل

FPGA Implementation of a Hammerstein Based Digital Predistorter for Linearizing RF Power Amplifiers with Memory Effects

Power amplifiers (PAs) are inherently nonlinear elements and digital predistortion is a highly cost-effective approach to linearize them. Although most existing architectures assume that the PA has a memoryless nonlinearity, memory effects of the PAs in many applications ,such as wideband code-division multiple access (WCDMA) or orthogonal frequency-division multiplexing (OFDM), can no longer b...

متن کامل

طراحی ضرب کننده فرکانسی بر اساس حلقه قفل شده تاخیر دیجیتالی و با سرعت بالا

Lock and settling times are two parameters which are of high importance in design of DLL-based frequency multipliers. A new architecture for DLL-based frequency multipliers in digital domain is designed in this paper. In the proposed architecture instead of using charge pump, phase frequency detector and loop filter a digital signal processor is used. Gradient algorithm is used in the proposed ...

متن کامل

Enhancing Radio Frequency System Performance by Digital Signal Processing

In this thesis measurement systems for the purpose of characterization of radio frequency power amplifiers are studied. Methods to increase the speed, accuracy, bandwidth, as well as to reduce the sampling requirements and testing cost are presented. A method intended for signal shaping with respect to peakto-average ratio reduction and its effects-improvements on the radio frequency front-end ...

متن کامل

A Practical Class S Power Amplifier for High Frequency Transmitters

Digital signal processing (DSP) techniques are being incorporated in the design of modern power amplifiers (PA) and as the speed of DSP advances it is envisioned that DSP will develop to a point where algorithms will provide signals at RF particularly for switching amplifiers. The digital transmitter has many potential benefits such as the absence of aging or tuning problems, reconfigurability,...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2006